X-Authentication-Warning: delorie.com: mail set sender to geda-user-bounces using -f X-Recipient: geda-user AT delorie DOT com X-TMN: [ekb4RnxzcxLtqV4810vKFnkhaPmQ/Vhm] X-Originating-Email: [vuokko AT msn DOT com] Message-ID: From: "Hannu Vuolasaho (vuokko AT msn DOT com) [via geda-user AT delorie DOT com]" To: "geda-user AT delorie DOT com" Subject: RE: [geda-user] New experimental netlist features Date: Wed, 9 Sep 2015 01:10:52 +0300 Importance: Normal In-Reply-To: <201509082144.t88LiOXW007712@envy.delorie.com> References: ,, <20150908233235 DOT b6cde3ec6c40bf235a7a1df8 AT gmail DOT com>,<201509082144 DOT t88LiOXW007712 AT envy DOT delorie DOT com> Content-Type: text/plain; charset="iso-8859-1" MIME-Version: 1.0 X-OriginalArrivalTime: 08 Sep 2015 22:10:52.0394 (UTC) FILETIME=[39BB5CA0:01D0EA83] Content-Transfer-Encoding: 8bit X-MIME-Autoconverted: from quoted-printable to 8bit by delorie.com id t88MAwkf015467 Reply-To: geda-user AT delorie DOT com Errors-To: nobody AT delorie DOT com X-Mailing-List: geda-user AT delorie DOT com X-Unsubscribes-To: listserv AT delorie DOT com Precedence: bulk DJ wrote: > > In verilog, isn't the :N syntax used to denote the signal's *width* ? > I.e. 0:8 would be the lower byte, 8:8 would be the upper byte, etc. > If so, using the same syntax for a different meaning might confuse > people. I don't know about Verilog, but VHDL has std_logic_vector(7 downto 0); and std_logic_vector(0 to 7); which are 8-bit. I wonder if there is possibility to use idea of indexing begins from zero and ends before length. Hannu Vuolasaho