X-Authentication-Warning: delorie.com: mail set sender to geda-user-bounces using -f X-Recipient: geda-user AT delorie DOT com X-Original-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=mime-version:sender:in-reply-to:references:date:message-id:subject :from:to:content-type; bh=HDvBu0bILYr58NKawHbYwsrJIrmdeJ7CVR3OCyIWNao=; b=0u63z8eQ7H5sutQ3Pvr/o82FGDSIVxCWWGAQ4tcAgtEpg3C8L6FYfZLXUADBr6CGwD aCvRTMlizzcv7qGN0CrsePX2hMiKzcao2jMR/u/9itCtb/T5ZXnXHL6qGsYAJW5vf9n9 LHu4b0aARB48Z0eOUAVjZoFBBo91hcS8gPO6jQSXHRc1iBhH/cPY8x7YfDVsjBwn4w+9 XPzXFWtfSkmUkTAWhIfc8feQUetJcxJEGV1TRRpkvGXWvlxlQgmjbCcFL+Y/aJW5pPpG /3qa+5Xmzfhxo2zHi9MAxJNEMBKtVoyJYjVKHeeZi5AUrX3QQ0GaizAD6r2on5SsGL/t qHYw== MIME-Version: 1.0 X-Received: by 10.182.142.39 with SMTP id rt7mr19739838obb.3.1441717729581; Tue, 08 Sep 2015 06:08:49 -0700 (PDT) Sender: svenn DOT bjerkem AT gmail DOT com In-Reply-To: <20150908123110.a4463acc30e210ff0c37e80e@gmail.com> References: <20150908123110 DOT a4463acc30e210ff0c37e80e AT gmail DOT com> Date: Tue, 8 Sep 2015 15:08:49 +0200 X-Google-Sender-Auth: Q4utKDVqmCb_axl72JJB6pXjpgQ Message-ID: Subject: Re: [geda-user] Anybody using gschem for VHDL structural design? From: "Svenn Are Bjerkem (svenn DOT bjerkem AT googlemail DOT com) [via geda-user AT delorie DOT com]" To: geda-user Content-Type: multipart/alternative; boundary=001a11c300b023624c051f3c11cb Reply-To: geda-user AT delorie DOT com Errors-To: nobody AT delorie DOT com X-Mailing-List: geda-user AT delorie DOT com X-Unsubscribes-To: listserv AT delorie DOT com Precedence: bulk --001a11c300b023624c051f3c11cb Content-Type: text/plain; charset=UTF-8 On 8 September 2015 at 12:31, Nicklas Karlsson (nicklas DOT karlsson17 AT gmail DOT com) [via geda-user AT delorie DOT com] wrote: > I am not using it but it seems like a really good idea! > It is a good idea. But there is a lot of stuff to do to get where I want. Robert has a good introduction to the topic. Short and on the spot for starters. I do FPGA design, mostly in vim. It is tedious to maintain a good bird view unless a separate block diagram is continously updated for the purpose of communication with colleagues. The challenge is that while PCB design with gschem is pretty static regarding the pinout of devices, an FPGA design may be very dynamic internally regarding ports on entities, at least in the initial phase of a design: Add an instance and suddenly the parent entity has loads of extra ports. To have symbol-from-schematic and symbol-update-from-schematic would be very handy (this is also valid for ASIC, so I wonder if somebod already has the feature developed) symbol-from-entity is also something I look at. Currently I punch my pins in DJ's symbol generator. VHDL generics seems to be missing for the time being. Need to go through some scheme unless the xorn backend is better. -- Svenn --001a11c300b023624c051f3c11cb Content-Type: text/html; charset=UTF-8 Content-Transfer-Encoding: quoted-printable
On 8 September 2015 at 12:31, Nicklas Karlsson (nicklas DOT karlsson17 AT gmail DOT com) [via geda-user AT delorie DOT com] <ged= a-user AT delorie DOT com> wrote:
= I am not using it but it seems like a really good idea!

It is a good idea. But there is a lot of= stuff to do to get where I want.
Robert has a good introduct= ion to the topic. Short and on the spot for starters.

I d= o FPGA design, mostly in vim. It is tedious to maintain a good bird view un= less a separate block diagram is continously updated for the purpose of com= munication with colleagues.

The challenge is that while P= CB design with gschem is pretty static regarding the pinout of devices, an = FPGA design may be very dynamic internally regarding ports on entities, at = least in the initial phase of a design: Add an instance and suddenly the pa= rent entity has loads of extra ports.

To have symbol-from= -schematic and symbol-update-from-schematic would be very handy (this is al= so valid for ASIC, so I wonder if somebod already has the feature developed= )

symbol-from-entity is also something I look at. Current= ly I punch my pins in DJ's symbol generator.

VHDL gen= erics seems to be missing for the time being. Need to go through some schem= e unless the xorn=C2=A0 backend is better.
--
Svenn
--001a11c300b023624c051f3c11cb--