delorie.com/archives/browse.cgi   search  
Mail Archives: geda-user/2015/01/18/13:45:32

X-Authentication-Warning: delorie.com: mail set sender to geda-user-bounces using -f
Date: Sun, 18 Jan 2015 13:43:21 -0500
Message-Id: <201501181843.t0IIhLfd016997@envy.delorie.com>
From: DJ Delorie <dj AT delorie DOT com>
To: geda-user AT delorie DOT com
In-reply-to: <20150118110441.1a328bf1@aluminium.mobile.teply.info> (message
from Florian Teply on Sun, 18 Jan 2015 11:04:41 +0100)
Subject: Re: [geda-user] HIDDEN PINS IN A SYMBOL
References: <CALSZ9gp08b7L5HMesdT3yX-di-0PsqqjRA0b0RKGbc4FtOm6rQ AT mail DOT gmail DOT com>
<CAOFvGD5_is9FkcG_i5557_ejFHUqeyA3UhNNdP2-yXRrwk-PPg AT mail DOT gmail DOT com> <20150118110441 DOT 1a328bf1 AT aluminium DOT mobile DOT teply DOT info>
MIME-version: 1.0
Reply-To: geda-user AT delorie DOT com
Errors-To: nobody AT delorie DOT com
X-Mailing-List: geda-user AT delorie DOT com
X-Unsubscribes-To: listserv AT delorie DOT com

> Slightly not directly related to symbols, but it always sstrikes me as
> odd that some (actually most for that kind of part) manufacturers
> decide to use four pins for the drain, but only one for the source
> terminal.

I always assumed the drain was on the bottom of the wafer, and that
the extra pins were for heat dissipation...  The OnSemi app note
for their ChipFET line say:

 "The pin–out is similar to the TSOP–6 configuration, with two
  additional drain pins to enhance power dissipation and thermal
  performance."

The ST smd app note says this about their SO-8 package:

 "Since the drain pins serve the additional function of providing the
  thermal connection to the package, . . ."

See also:
http://electronics.stackexchange.com/questions/32511/why-so-many-pins-for-the-mosfets-drain

- Raw text -


  webmaster     delorie software   privacy  
  Copyright © 2019   by DJ Delorie     Updated Jul 2019