delorie.com/archives/browse.cgi | search |
Richard Rasker: > Op 03-10-2023 om 00:00 schreef karl AT aspodata DOT se [via geda-user AT delorie DOT com]: > > Richard Rasker: > > ... > >> Anyway, thanks for the help, and I hope other people find this script > >> useful as well. Of course I'm always open to bug reports and suggestions > >> for improvements. > > Very nice. > > > > Layer(6 "top silk") doesn't work here, I need > > Layer(5 "top silk") for it to show in pcb. > > Is this when importing the logo file into a 2-layer pcb project using > File -> Load layout to buffer? No, it is when I do pcb TestLogo.pcb & With 6, I don't see anything but the outline, with 5 I see the logo. Regards, /Karl Hammar
webmaster | delorie software privacy |
Copyright © 2019 by DJ Delorie | Updated Jul 2019 |