Mail Archives: geda-user/2020/12/09/08:53:12
On Wed, 9 Dec 2020, karl AT aspodata DOT se [via geda-user AT delorie DOT com] wrote:
> The netif_*.sym ones are useful in a subschematic. The vertical line
> marks the border/end/interface of a subschematc. Also I like the thicker
> line for power sym.
Looking at these symbols, I see what you mean: your port symbols are at
the same time net symbols, so for example, an input called "in1" is
connected to the net called "in1" in the subschematic.
Seeing how net and port symbols are now identical except for the netname=
/ portname= attribute, I wonder if it may be a good idea to remove this
distinction and connect the pin of an instantiating component not to a
*component*, but to a *net* in the subschematic.
Up until now, when a subschematic component is hooked up to the
subschematic(s) it instantiated, a pin with pinlabel=in1 on that component
is connected to a component with portname=in1 (or refdes=in1) inside the
subschematic. This would change so it is connected to the net named
`in1' inside the subschematic.
Pro: The confusion between netname= and portname= is resolved by actually
making it the same thing.
Con: It may be necessary to implement an opt-in so no inadvertent
connections are introduced into existing schematics.
Roland
- Raw text -