delorie.com/archives/browse.cgi   search  
Mail Archives: geda-user/2017/08/13/10:15:58

X-Authentication-Warning: delorie.com: mail set sender to geda-user-bounces using -f
X-Recipient: geda-user AT delorie DOT com
Date: Sun, 13 Aug 2017 16:16:21 +0200 (CEST)
X-X-Sender: igor2 AT igor2priv
To: geda-user AT delorie DOT com
X-Debug: to=geda-user AT delorie DOT com from="gedau AT igor2 DOT repo DOT hu"
From: gedau AT igor2 DOT repo DOT hu
Subject: Re: [geda-user] pcb slotted holes for relay
In-Reply-To: <BA0CB6E8-8B98-4967-99AE-908550D6F3AB@gmail.com>
Message-ID: <alpine.DEB.2.00.1708131612060.27212@igor2priv>
References: <CALSZ9greJFrL=dBWNUo3NS68Jq=B=C7nLO4FDB+vowa2B1DjwQ AT mail DOT gmail DOT com> <15585a1f-79e3-3aa2-3f9e-239365b53bed AT ecosensory DOT com> <CALSZ9gqJkoHXW8SazY_7S3k66tapTgMbFgmqCE=uWqf_yfR4cw AT mail DOT gmail DOT com> <alpine DOT DEB DOT 2 DOT 00 DOT 1708122022160 DOT 27212 AT igor2priv>
<CALSZ9goqDm9S1+m2z8cx7v-NzjKk2Bu9SuNhFpK65u5d3PDoEQ AT mail DOT gmail DOT com> <CALSZ9gpkDqLrRSBwwO-HsekqUKxBW1Wt_w6Lq1WFK91ZtvkzSA AT mail DOT gmail DOT com> <alpine DOT DEB DOT 2 DOT 00 DOT 1708130401161 DOT 27212 AT igor2priv> <EA0D409E-FB9D-47BE-ADA1-226AFCC45C5E AT gmail DOT com>
<alpine DOT DEB DOT 2 DOT 00 DOT 1708131435490 DOT 27212 AT igor2priv> <BA0CB6E8-8B98-4967-99AE-908550D6F3AB AT gmail DOT com>
User-Agent: Alpine 2.00 (DEB 1167 2008-08-23)
MIME-Version: 1.0
Reply-To: geda-user AT delorie DOT com
Errors-To: nobody AT delorie DOT com
X-Mailing-List: geda-user AT delorie DOT com
X-Unsubscribes-To: listserv AT delorie DOT com


On Sun, 13 Aug 2017, Carlos Nieves wrote:

>Hi,
>I think both options can be needed. The usual way would be option B.
>
>Option A can be used for other complex things...
>
>I remember seeing some special PCB supplier supports components inside a
>cavity. I mean being able to place a smd component to be soldered at layer
>3, for example, in a PCB with more than 4 layers. There is a hole or cavity
>in layers 1 and 2 to allow this.

Nice!

A similar random special case:

As a hobbyst, when I do 2 layer and vias, I have to solder in a piece of 
wire (I don't want to keep chemicals for plating). I once considered 
drilling a large enough hole and put a 0603 in there and solder at both 
ends, sort of combining a via and a resistor. Then I realized pcb-rnd 
didn't support that at all. I think it'll be possible with pad stacks and 
subcircuits.

>
>Of course this is not usual... But please design the core properly so
>everything could be done at some point in the future...

Thanks, that's my intention!

Regards,

Igor2

- Raw text -


  webmaster     delorie software   privacy  
  Copyright © 2019   by DJ Delorie     Updated Jul 2019