delorie.com/archives/browse.cgi | search |
X-Authentication-Warning: | delorie.com: mail set sender to geda-user-bounces using -f |
X-Recipient: | geda-user AT delorie DOT com |
Subject: | Re: [geda-user] [chscem] slow start |
To: | geda-user AT delorie DOT com, cschem AT list DOT repo DOT hu |
References: | <alpine DOT DEB DOT 2 DOT 00 DOT 1706300916510 DOT 27212 AT igor2priv> |
<20170719141700 DOT a9a156f68d8968c53ce1e46a AT gmail DOT com> | |
<alpine DOT DEB DOT 2 DOT 00 DOT 1707191956040 DOT 27212 AT igor2priv> | |
<CAOP4iL3v-kJ-V+n99y_9OzL5480O3KcJeEqC2tY29e6hnKOXFw AT mail DOT gmail DOT com> | |
From: | "John Griessen (john AT ecosensory DOT com) [via geda-user AT delorie DOT com]" <geda-user AT delorie DOT com> |
Message-ID: | <f1cb7c32-99b0-03b5-f77b-5b8a24303231@ecosensory.com> |
Date: | Thu, 20 Jul 2017 11:54:34 -0500 |
User-Agent: | Mozilla/5.0 (X11; Linux x86_64; rv:45.0) Gecko/20100101 |
Thunderbird/45.8.0 | |
MIME-Version: | 1.0 |
In-Reply-To: | <CAOP4iL3v-kJ-V+n99y_9OzL5480O3KcJeEqC2tY29e6hnKOXFw@mail.gmail.com> |
Reply-To: | geda-user AT delorie DOT com |
Errors-To: | nobody AT delorie DOT com |
X-Mailing-List: | geda-user AT delorie DOT com |
X-Unsubscribes-To: | listserv AT delorie DOT com |
xschem: VHDL / Verilog / Spice netlist, ready for simulation Behavioral VHDL / Verilog code can be embedded as one of the properties of the schematic block These xschem abilities will be good goals to include in cschem. When the netlist output is verilog and the included blocks embed their verilog in the netlist, the resulting verilog netlist is complete for the system. So that is good for chip design, or printable electronics system design, where you want to test against the complete system in whatever way you can before spending money on a chip fab run or a print run.
webmaster | delorie software privacy |
Copyright © 2019 by DJ Delorie | Updated Jul 2019 |