X-Authentication-Warning:	delorie.com: mail set sender to geda-user-bounces using -f
X-Recipient:	geda-user AT delorie DOT com
X-Injected-Via-Gmane:	http://gmane.org/
To:	geda-user AT delorie DOT com
From:	Kai-Martin Knaak <kmk AT familieknaak DOT de>
Subject:	Re: [geda-user] [pcb] poll: burried/blind vias vs. pcb and pcb-rnd
Date:	Tue, 26 Jan 2016 07:46:36 +0100
Lines:	14
Message-ID:	<n874oc$6cg$1@ger.gmane.org>
References:	<alpine DOT DEB DOT 2 DOT 00 DOT 1601180756390 DOT 9035 AT igor2priv> <alpine DOT DEB DOT 2 DOT 00 DOT 1601260416150 DOT 9035 AT igor2priv>
Mime-Version:	1.0
X-Complaints-To:	usenet AT ger DOT gmane DOT org
X-Gmane-NNTP-Posting-Host:	a89-182-155-154.net-htp.de
User-Agent:	KNode/4.14.10
Reply-To:	geda-user AT delorie DOT com

gedau AT igor2 DOT repo DOT hu wrote:

> TL;DR: there's no strong demand for blind/burried vias on pcb-rnd
> side.
Well, if I had a strong demand for blind/burried vias, I'd probably 
have switched to a different EDA long time ago (eagle, kicad, altium). 
And if I had switched, I'd not read this mailing list anymore...

That said, blind vias are a necessity with any FPGA beyond the 
smallest size. So the absence of this feature puts a cap to what is 
possible within the realm of geda. 

---<)kaimartin(>---
---

- Raw text -