delorie.com/archives/browse.cgi | search |
> Maybe call it fpga-pin-swap for clarity. The affected nets/pins > could have wires drawn, and could go to slotted packages/symbols > too. The problem of assigning semantics to FPGA pins is slightly different, because it's more complicated than just swapping pins (FPGA pins might have interface limitations, clock domains, etc). Still, the developers can create a swap map for the fpga's layout where it makes sense, although I suspect something like John's fpgas-as-tables to be a better alternative.
webmaster | delorie software privacy |
Copyright © 2019 by DJ Delorie | Updated Jul 2019 |