delorie.com/archives/browse.cgi | search |
X-Authentication-Warning: | delorie.com: mail set sender to geda-user-bounces using -f |
X-Recipient: | geda-user AT delorie DOT com |
DKIM-Signature: | v=1; a=rsa-sha256; c=relaxed/relaxed; |
d=gmail.com; s=20120113; | |
h=mime-version:in-reply-to:references:date:message-id:subject:from:to | |
:content-type; | |
bh=Co3xS3MOA+QoaUheLMgfv/qGyl6LLQtD2OkxaDhiBPo=; | |
b=hsepISDrv2lvHiDKXVO3CIj7UIuEliISSjbyZowo3ja7jnNlat789QdOaBksYQLMnd | |
Stx5jJa1FaS8WfQtLpzwucw3FRncjuyRpJEVP3Po+1Q2qryrBgr0S5ox2Gr8pGsmJBlf | |
HRA13ZJXWgiJUvMnYirbOLCRzJ7DWDcuig3Ine8+wT//N/oISIPa3axusDlaFaa79S9q | |
xG4hGOoGRFO3AxgngkrnsPYcZr2zi0p9C3ET3fEyWmq1yPnuBPxWR41NecvC1Cw8nWFJ | |
YADgmJ71mSErYfc83eEL/cyFEEvERtlt5fa5/rl+hB32KpAfuYFeJ62GAn2dJM+unsRU | |
Vefw== | |
MIME-Version: | 1.0 |
X-Received: | by 10.152.43.8 with SMTP id s8mr30133lal.81.1400797734600; Thu, 22 |
May 2014 15:28:54 -0700 (PDT) | |
In-Reply-To: | <CAHBDEvapNFZKjRmK7ty2j90U0R7Dg4KzRALLqh7NwvU+rTTzSw@mail.gmail.com> |
References: | <CAHBDEvapNFZKjRmK7ty2j90U0R7Dg4KzRALLqh7NwvU+rTTzSw AT mail DOT gmail DOT com> |
Date: | Thu, 22 May 2014 23:28:54 +0100 |
Message-ID: | <CAHBDEvZVTPOC-eQ_QzwxQz9JGxhmruE7pkhs_wM33F8m4g7MwQ@mail.gmail.com> |
Subject: | [geda-user] Re: Bug in PCB or in my design? Gerbers and layout do not agree |
From: | Thomas Oldbury <toldbury AT gmail DOT com> |
To: | geda-user AT delorie DOT com |
Reply-To: | geda-user AT delorie DOT com |
Errors-To: | nobody AT delorie DOT com |
X-Mailing-List: | geda-user AT delorie DOT com |
X-Unsubscribes-To: | listserv AT delorie DOT com |
--001a11c236565f844b04fa04a378 Content-Type: text/plain; charset=UTF-8 Anyone know what might cause this. Anything I might be missing. Thanks On 19 May 2014 00:41, Thomas Oldbury <toldbury AT gmail DOT com> wrote: > See attached PCB file and gerbers. There is a direct shorting polygon > across a via and a pin of a power TSSOP U18 (near top center of board). > This isn't present on PCB layout nor does any net shorting or DRC error > show. > > The short also appears in the photorender of the board. > > Bug in PCB or something I'm doing wrong ? > > This created some problems for a recent project I was doing since we > didn't see this short until we got the board made. Luckily we were able to > work around it. > > PCB version info: > > "This is PCB, an interactive > printed circuit board editor > version 20110918 > > Compiled on Jan 3 2012 at 06:03:59" > --001a11c236565f844b04fa04a378 Content-Type: text/html; charset=UTF-8 Content-Transfer-Encoding: quoted-printable <div dir=3D"ltr">Anyone know what might cause this. Anything I might be mis= sing. Thanks</div><div class=3D"gmail_extra"><br><br><div class=3D"gmail_qu= ote">On 19 May 2014 00:41, Thomas Oldbury <span dir=3D"ltr"><<a href=3D"= mailto:toldbury AT gmail DOT com" target=3D"_blank">toldbury AT gmail DOT com</a>></sp= an> wrote:<br> <blockquote class=3D"gmail_quote" style=3D"margin:0 0 0 .8ex;border-left:1p= x #ccc solid;padding-left:1ex"><div dir=3D"ltr">See attached PCB file and g= erbers. There is a direct shorting polygon across a via and a pin of a powe= r TSSOP U18 (near top center of board). This isn't present on PCB layou= t nor does any net shorting or DRC error show.=C2=A0<div> <br><div>The short also appears in the photorender of the board.</div></div= ><div><br></div><div>Bug in PCB or something I'm doing wrong ?=C2=A0</d= iv><div><br></div><div>This created some problems for a recent project I wa= s doing since we didn't see this short until we got the board made. =C2= =A0Luckily we were able to work around it.</div> <div><br></div><div>PCB version info:</div><div><br></div><div>"This i= s PCB, an interactive</div><div>printed circuit board editor</div><div>vers= ion 20110918</div><div><br></div><div>Compiled on Jan =C2=A03 2012 at 06:03= :59"</div> </div> </blockquote></div><br></div> --001a11c236565f844b04fa04a378--
webmaster | delorie software privacy |
Copyright © 2019 by DJ Delorie | Updated Jul 2019 |