Mail Archives: geda-user/2013/10/27/12:35:28
--20cf3010eb938e5c7e04e9bb8fb3
Content-Type: text/plain; charset=ISO-8859-1
Hi all,
Many thanks for this - I've now got a fairly hefty multi-page schematic
drawn up (using the source=x attribute to link subcircuits to a master
sheet with the signal routes between subcircuits), with a separate
schematic for power rails.
I now have a problem when I run gsch2pcb - the 'split' ICs with the same
refdes (i.e. power in subcircuit 1 (refdes SS1), signal in subcircuit 2
(refdes SS2)) are being placed twice on my PCB, with names SS1/U1 and
SS2/U1.
How can I force gsch2pcb to 'do the right thing' here?
Many thanks,
James.
On Sun, Oct 27, 2013 at 8:57 AM, Dave Curtis <davecurtis AT sonic DOT net> wrote:
> On 10/26/2013 12:08 PM, DJ Delorie wrote:
>
>> Typically, you'd have a separate symbol that had *only* the two power
>> pins, and the same refdes. The netlister will merge those pins with
>> the slotted pins when the schematic is exported.
>>
>> That is exactly what I do. It leads to cleaner schematics. You can put
> the functional data flow on functional sheets, and infrastructure on
> infrastructure sheets, and neither clutters the other. It makes schematics
> much more readable.
>
> In these days of mixed voltages all over the place, having implicit power
> connections just leads to confusion and bugs. Better to show it all
> explicitly, IMCO (In my curmudgeonly opinion).
>
> -dave
>
>
--20cf3010eb938e5c7e04e9bb8fb3
Content-Type: text/html; charset=ISO-8859-1
Content-Transfer-Encoding: quoted-printable
<div dir=3D"ltr">Hi all,<br><div><br></div><div>Many thanks for this - I=
9;ve now got a fairly hefty multi-page schematic drawn up (using the source=
=3Dx attribute to link subcircuits to a master sheet with the signal routes=
between subcircuits), with a separate schematic for power rails.</div>
<div><br></div><div>I now have a problem when I run gsch2pcb - the 'spl=
it' ICs with the same refdes (i.e. power in subcircuit 1 (refdes SS1), =
signal in subcircuit 2 (refdes SS2)) are being placed twice on my PCB, with=
names SS1/U1 and SS2/U1.</div>
<div><br></div><div>How can I force gsch2pcb to 'do the right thing'=
; here?=A0</div><div><br></div><div>Many thanks,</div><div>James.</div></di=
v><div class=3D"gmail_extra"><br><br><div class=3D"gmail_quote">On Sun, Oct=
27, 2013 at 8:57 AM, Dave Curtis <span dir=3D"ltr"><<a href=3D"mailto:d=
avecurtis AT sonic DOT net" target=3D"_blank">davecurtis AT sonic DOT net</a>></span> =
wrote:<br>
<blockquote class=3D"gmail_quote" style=3D"margin:0 0 0 .8ex;border-left:1p=
x #ccc solid;padding-left:1ex"><div class=3D"im">On 10/26/2013 12:08 PM, DJ=
Delorie wrote:<br>
</div><div><div class=3D"h5"><blockquote class=3D"gmail_quote" style=3D"mar=
gin:0 0 0 .8ex;border-left:1px #ccc solid;padding-left:1ex">
Typically, you'd have a separate symbol that had *only* the two power<b=
r>
pins, and the same refdes. =A0The netlister will merge those pins with<br>
the slotted pins when the schematic is exported.<br>
<br>
</blockquote></div></div>
That is exactly what I do. =A0It leads to cleaner schematics. =A0You can pu=
t the functional data flow on functional sheets, and infrastructure on infr=
astructure sheets, and neither clutters the other. =A0It makes schematics m=
uch more readable.<br>
<br>
In these days of mixed voltages all over the place, having implicit power c=
onnections just leads to confusion and bugs. =A0Better to show it all expli=
citly, IMCO (In my curmudgeonly opinion).<span class=3D"HOEnZb"><font color=
=3D"#888888"><br>
<br>
-dave<br>
<br>
</font></span></blockquote></div><br></div>
--20cf3010eb938e5c7e04e9bb8fb3--
- Raw text -