delorie.com/archives/browse.cgi | search |
X-Authentication-Warning: | delorie.com: mail set sender to geda-user-bounces using -f |
X-Recipient: | geda-user AT delorie DOT com |
X-Authority-Analysis: | v=2.0 cv=StQSGYy0 c=1 sm=0 a=6jktZp3dcHAl1vye2O6wCg==:17 a=jl9P3j1e7_0A:10 a=2xJ3G-9csIsA:10 a=w3sROtzhXrMA:10 a=6WB07kdHjWAA:10 a=8nJEP1OIZ-IA:10 a=wR-FlJDvAAAA:8 a=5Hx6j1VwSDrjBoG5StUA:9 a=wPNLvfGTeEIA:10 a=6jktZp3dcHAl1vye2O6wCg==:117 |
X-Cloudmark-Score: | 0 |
X-Originating-IP: | 70.113.67.117 |
Message-ID: | <4FFD92CB.1040108@ecosensory.com> |
Date: | Wed, 11 Jul 2012 09:50:51 -0500 |
From: | John Griessen <john AT ecosensory DOT com> |
User-Agent: | Mozilla/5.0 (X11; Linux i686; rv:10.0.4) Gecko/20120510 Icedove/10.0.4 |
MIME-Version: | 1.0 |
To: | geda-user AT delorie DOT com |
Subject: | Re: [geda-user] One big vs. a few smaller sym's for MCU's |
References: | <20120709210244 DOT 60387819FB92 AT turkos DOT aspodata DOT se> <87liisbbr8 DOT fsf AT gag DOT com> <20120710134503 DOT A63E2819FBA0 AT turkos DOT aspodata DOT se> <87pq83a5rj DOT fsf AT gag DOT com> |
In-Reply-To: | <87pq83a5rj.fsf@gag.com> |
Reply-To: | geda-user AT delorie DOT com |
On 07/10/2012 12:24 PM, Bdale Garbee wrote: > Once you're past 100 pins or so on the device, breaking them up by > function so that you can have for example a page in the schematic that's > about the power supply, one that's about external memory interfaces, one > that's about network interfacing, etc etc etc, that can seem quite > useful... and make it worth the slightly larger effort of creating and > maintaining a set of symbols. > > That's my take on it, at least. I think similarly -- separate sections of one chip is for a logical arrangement of schematic without caring about layout yet. I like the idea of being ready with the small package symbols to add a feature set and peripherals to a design and have the minimum set of wires stay the same. John
webmaster | delorie software privacy |
Copyright © 2019 by DJ Delorie | Updated Jul 2019 |