Mail Archives: geda-user/2012/03/13/02:27:05
X-Authentication-Warning: | delorie.com: mail set sender to geda-user-bounces using -f
|
X-Recipient: | geda-user AT delorie DOT com
|
DKIM-Signature: | v=1; a=rsa-sha256; c=relaxed/relaxed;
|
| d=gmail.com; s=20120113;
|
| h=message-id:date:from:user-agent:mime-version:to:subject:references
|
| :in-reply-to:content-type:content-transfer-encoding;
|
| bh=c2/2nIYyXaLzcF3WDg0zVM3I1mb6v1fVzcH4NjfqEZI=;
|
| b=XqzRh3B+GylsysxPuYuFGllsxS2N+GV3RY6UgMhbc4pQ9TtxzqBDfObp8Esc7qw7qi
|
| lQKcUHthNaTnsplVpIMtxAmDz5n+B/un+yJp1A56Q75h3we5PxuOyGaDnD6ER41UpgsB
|
| sC8JWvn8OdvKoVegGKOE+iXNl8k5UIeW3VzuBzidNjmPa8OdRNwEDJlssYQ7TNrFaCzb
|
| lKStP6KHm6cb39yn2g5mLieDccIqJ4ZxbsX0e9R04/w/mtJFR5eLlBvMfp65M9+JhTGj
|
| eOspMcG1I+9wTJ36b4N/x/lmPper1Wxs520lO7bNibuWnxpdZVkz2u9iKqb1ungF9fKI
|
| zwNA==
|
Message-ID: | <4F5EE9E9.9020104@gmail.com>
|
Date: | Tue, 13 Mar 2012 12:02:09 +0530
|
From: | Abhijit Kshirsagar <abhijit86k AT gmail DOT com>
|
User-Agent: | Mozilla/5.0 (X11; Linux i686; rv:10.0.2) Gecko/20120305 Thunderbird/10.0.2
|
MIME-Version: | 1.0
|
To: | geda-user AT delorie DOT com
|
Subject: | Re: [geda-user] Very confused...possible PCB bug? Need help.
|
References: | <4F5DCE76 DOT 1060304 AT neurotica DOT com>
|
In-Reply-To: | <4F5DCE76.1060304@neurotica.com>
|
Reply-To: | geda-user AT delorie DOT com
|
HI,
From the netlist dialog you can see every pin connected to the net one
by one and check for the things the experts have already mentioned -
stub traces, thermals, etc.
When doing this you could also check layer-by-layer - sometimes details
get hidden behind visible layers.
~Abhijit
On Monday 12 March 2012 03:52 PM, Dave McGuire wrote:
>
> Ok, I hate to ask this, for the obvious reason...but I wonder if
> I've found a bizarre bug in PCB. I could really use a hand with this
> one. This is with the 20110918 snapshot. I'm using the standard flow
> of gschem -> gsch2pcb -> pcb.
>
> Here's what's going on. I'm working on a small two-sided board,
> mostly surface mount. It's very close to done, but the message log
> keeps telling me that the +3.3V net is shorted to the GND net, and
> vice-versa. But I've been going over this for a solid day (a 14 hour
> day in fact!) and I cannot find this short!
>
> I don't know when this supposed short crept in, as I generally don't
> keep the message log open as I'm routing.
>
> When I hit "o", a via and a pin of a connector are highlighted in
> orange. They both have thermals to the to board-sized rectangle (I
> have board-spanning rectangles for 3.3V and GND on the top and bottom)
> but I've gone over them very carefully and they don't seem to be in
> play. Now here's where things get weird...which vias and pins are
> highlighted in orange are not consistent! If I delete the connector
> whose pin gets highlighted, then hit "o" again, of course I'll get all
> sorts of "not found" messages in the log due to the missing connector,
> but a DIFFERENT pin on a different connector then gets highlighted in
> orange.
>
> If I delete the GND and 3.3V planes, the supposed short remains. If
> I delete all connections to the orange-highlighted pins, that doesn't
> get rid of it either. I've looked at it a zillion different ways and
> tried a zillion different things (looked for hidden pieces of former
> traces lying around, etc) and nothing has gotten me past this.
>
> It's worth mentioning that I've designed about five boards with this
> flow on this exact set of software, on this system, with no changes
> save for a few added symbols and footprints. All the way to copper
> deployed in the field, no problems whatsoever. This stuff works
> great, as always. Until this weird situation.
>
> Are there any known conditions in which PCB might think that two
> nets are shorted when they actually aren't? Does anyone have any
> suggestions as to how I might chase this?
>
> -Dave
>
- Raw text -