X-Authentication-Warning:	delorie.com: mail set sender to djgpp-bounces using -f
From:	Hans-Bernhard Broeker <broeker AT physik DOT rwth-aachen DOT de>
Newsgroups:	comp.os.msdos.djgpp
Subject:	Re: Hardware interrupt stack and task switching
Date:	3 Oct 2003 11:29:54 GMT
Organization:	Aachen University of Technology (RWTH)
Lines:	17
Message-ID:	<bljmji$le6$1@nets3.rz.RWTH-Aachen.DE>
References:	<e74abcbf DOT 0310030138 DOT 7f4cf754 AT posting DOT google DOT com>
NNTP-Posting-Host:	acp3bf.physik.rwth-aachen.de
X-Trace:	nets3.rz.RWTH-Aachen.DE 1065180594 21958 137.226.32.75 (3 Oct 2003 11:29:54 GMT)
X-Complaints-To:	abuse AT rwth-aachen DOT de
NNTP-Posting-Date:	3 Oct 2003 11:29:54 GMT
Originator:	broeker@
To:	djgpp AT delorie DOT com
DJ-Gateway:	from newsgroup comp.os.msdos.djgpp
Reply-To:	djgpp AT delorie DOT com

Arne <ahenric AT ccii DOT co DOT za> wrote:
> statement in config.sys. This unfortunately does not change anything
> for me. So my question: is the DPMI host allocating stacks for each HW
> ISR? 

AFAIK, it is.  To be sure, you'll have to contact the actual DPMI
spec.

> If that is so, how can I do task switching from the ISR? Is it at
> all possible?

I suspect you can't.  Not unless the "tasks" themselves are actually
controlled by the DPMI server, that is, rather than your own kernel.

-- 
Hans-Bernhard Broeker (broeker AT physik DOT rwth-aachen DOT de)
Even if all the snow were burnt, ashes would remain.

- Raw text -