Mail Archives: djgpp/1997/07/15/19:49:33
On Wed, 9 Jul 1997 08:20:16 GMT, Eli Zaretskii <eliz AT is DOT elta DOT co DOT il> wrote:
>Only in the CMOS setup of your machine, if your setup has such an option.
There is a way to disable caching through the page-table
Setting bit 3=1 disables write-back and
setting bit 4=1 disables caching
I don't recommend using this since the chipset normally will take care of
it for you.
Peter Steiner
--
_ x ___
/ \_/_\_ /,--' p DOT steiner AT t-online DOT de (Peter Steiner)
\/>'~~~~//
\_____/ signature V0.2 alpha
- Raw text -