Bitfields for AMD-640 DRAM Refresh Control register: Bit(s) Description ) 7 enable CAS#-before-RAS# refresh 6 enable burst refresh (four rows every 60 us, not one every 15 us) 5-0 reserved (0) SeeAlso: #00983,#00998