Sender: Richard Barlow <skkinny AT gmail DOT com>
Message-ID: <1362070594.2088.24.camel@thinkpad.richardbarlow.co.uk>
Subject: Re: [geda-user] surface mount confusion
From: Richard Barlow <richard AT richardbarlow DOT co DOT uk>
To: geda-user AT delorie DOT com
Date: Thu, 28 Feb 2013 16:56:34 +0000
In-Reply-To: <alpine.DEB.2.00.1302281024240.4237@tehzcl2.tehzcl-arg>
References: <alpine DOT DEB DOT 2 DOT 00 DOT 1302280929500 DOT 4237 AT tehzcl2 DOT tehzcl-arg>
	 <512F803B DOT 2040301 AT neurotica DOT com>
	 <alpine DOT DEB DOT 2 DOT 00 DOT 1302281024240 DOT 4237 AT tehzcl2 DOT tehzcl-arg>
Content-Type: multipart/signed; micalg="pgp-sha1"; protocol="application/pgp-signature";
	boundary="=-L/euKnuU2WamqmEzUcGp"
Mime-Version: 1.0
Reply-To: geda-user AT delorie DOT com
Errors-To: nobody AT delorie DOT com
Precedence: bulk


--=-L/euKnuU2WamqmEzUcGp
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

On Thu, 2013-02-28 at 10:26 -0600, kqt4at5v AT gmail DOT com wrote:
> On Thu, 28 Feb 2013, Dave McGuire wrote:
>=20
> > On 02/28/2013 10:42 AM, kqt4at5v AT gmail DOT com wrote:
> >> Being a beginner with not so steady a hand I choose to stick to throug=
h
> >> hole devices But I just tried a simple board with a soic chip
> >> I made a breakout board for TPIC2810D
> >> 1 chip and a single row header of 16 pins
> >> The board is single sided so the chip is on the solder side and the
> >> header is on the opposite side
> >> I setup the board so pin 1 of the chip is connected to pin 1 of the
> >> header and so on
> >> When viewed in pcb the traces appear not be connected correctly but wh=
en
> >> I export to gcode they are correct
> >> Would someone set an old fella straight
> >
> >  I would love to help but I'm not sure I understand specifically what
> > the problem is...can you describe what you mean by "traces appear not t=
o
> > be connected correctly"?
> >
> >> If I were to try this on a more complex board it would make me crossed=
 eyed
> >
> >  Nah...I lay out surface mount PCBs and build prototypes for them all
> > the time.  It's just a different skill set from doing through-hole work=
.
> > I actually despise through-hole work anymore, and minimize it when
> > possible.  (not just due to the additional assembly cost when a design
> > goes to volume production!)
> >
>=20
> I attached screwed up pcb

It appears that your traces are drawn on the bottom of the board (the
'solder' layer) but the IC is on the top of the board. You just need to
move the traces to the top of the board ('component' layer).

Don't be fooled by the default names of the layers, most boards with
surface mount components on have the majority of the solder on the
'component' layer. The names 'component' and 'solder' are quite
arbitrary.

Rich

P.S. Select all of the traces (by dragging a box around them) and press
shift+M to move them to the currently selected layer.

--=-L/euKnuU2WamqmEzUcGp
Content-Type: application/pgp-signature; name="signature.asc"
Content-Description: This is a digitally signed message part
Content-Transfer-Encoding: 7bit

-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.12 (GNU/Linux)

iQEcBAABAgAGBQJRL4xCAAoJEMWwul/B8SCJF3cH/0hMUoOo4MxO5kyzR4YePezE
GUP08LtdHvysAph2IBcPSVLjdlVO1J8Yaci/7g1wmBdOxTWwMiTQ/ENFmmSErV0L
6YZaraCsVGaG8MQC67okKRi9BEIYepSZNMBrz/2t7xTEO2/HLJ1lVp/AdgL7/Kta
4mYJ/CdTI5fYBB0wan2LMb+AQBTCNyjlg4fpgxup0wB5TdwrAs/iuoskEqBdoHod
AK++67DrLhPPDYV4dh+mpziyFsYwquEQotxu7wB8gGCdkXGl+9qqs6dwuvZt0+zP
kl36kA6SiT7bMagYu+R83JmItP9hwfrvffyglymOXSv+FKx29FpLga08eGv8zR0=
=AU4o
-----END PGP SIGNATURE-----

--=-L/euKnuU2WamqmEzUcGp--