X-Authentication-Warning: delorie.com: mail set sender to geda-user-bounces using -f
Date: Thu, 1 Nov 2012 14:34:49 -0400
Message-Id: <201211011834.qA1IYnVd006430@envy.delorie.com>
From: DJ Delorie <dj AT delorie DOT com>
To: geda-user AT delorie DOT com
In-reply-to: <w8.JnJH.6yEy0TBzhwv.1Gahjv@seznam.cz> (vaclavpe@seznam.cz)
Subject: Re: [geda-user] The state of gEDA/gaf (Was gEDA/PCBs diversity, Was: Pin hole size)
References: <5092B353 DOT 1080802 AT ecosensory DOT com>
	<CANqhZFxYH+Y5U1ai7ey-s+4nz6eYDM2vx3aMDb7WuigNXmi4AQ AT mail DOT gmail DOT com>
	<2CB304B5-9587-4734-84E4-49F464744D11 AT noqsi DOT com>
	<CANqhZFwPNG4R1dR2X0HB+tP1JzNXUAVg55gy54Lry5E49aAQ6Q AT mail DOT gmail DOT com>
	<E9D200C7-475C-4CC7-A592-5A6C14B3EA25 AT noqsi DOT com>
	<6BF2E986-51EB-41E9-A4AD-8071CD00B1A1 AT jump-ing DOT de>
	<834283D4-0891-486E-A981-2FF20B32C615 AT noqsi DOT com>
	<C3C35AF4-24D1-4977-9134-2C0B13473D01 AT jump-ing DOT de>
	<54CAA7EE-7638-4B89-8197-111D0493F859 AT noqsi DOT com>
	<D59D8F6D-0436-4A8D-AFC0-5124BD3031D6 AT jump-ing DOT de>
	<508CE947 DOT 4050408 AT xs4all DOT nl>
	<665E18E2-E9F9-40E4-9DE1-CC8FDBBDCB00 AT noqsi DOT com>
	<CAC4O8c8Q_MSCg6af5Ro13KefdTkMFeEWXyQLrMWZsTw+yJLA6g AT mail DOT gmail DOT com>
	<EF4E82A7-A7C2-4FD9-B7C4-0EF7AEC54DA9 AT noqsi DOT com>
	<508EE43F DOT 5050505 AT neurotica DOT com>
	<9B14233C-F3A7-489C-BDC7-F6EAAAFCAB51 AT noqsi DOT com>
	<508EECDA DOT 8090803 AT neurotica DOT com>
	<20121030231609 DOT 615b3238 AT akka>
	<520BBE4F-11DA-4213-9AFF-F6F1127625C2 AT noqsi DOT com>
	<CA+DWcQaZOFbC7GD2-TNARxUqPjrpHT+sMfyUUnkL+zSfjXDPnQ AT mail DOT gmail DOT com>
	<50924802 DOT 4070307 AT jump-ing DOT de>
	<201211011743 DOT qA1Hh3sU003938 AT envy DOT delorie DOT com> <w8 DOT JnJH DOT 6yEy0TBzhwv DOT 1Gahjv AT seznam DOT cz>
Reply-To: geda-user AT delorie DOT com
Errors-To: nobody AT delorie DOT com
X-Mailing-List: geda-user AT delorie DOT com
X-Unsubscribes-To: listserv AT delorie DOT com
Precedence: bulk


> Is there any plans to implement back annotation ? Sometimes slot
> swapping, pin swapping etc would be useful. Even adding components
> (I regularly forget some blocking capacitors) would be fine. But I
> understand that this has really low priority...

I wrote up some notes about this:

http://www.delorie.com/pcb/pin-mapping.html

It's part of this:

http://www.delorie.com/pcb/component-dbs.html

The idea is that symbols have a symbolic pin name, and the component
you choose maps those symbolic pin names to physical pin numbers and
slots.  Then, there is no "back" annotation; PCB tells gnetlist which
mappings/slottings it has, and gnetlist chooses from unused pins/slots
to satisfy new connections.

The only catch is, you need a way of uniquely identifying "that" gate
in a heirarchical schematic, independent of refdes.