X-Authentication-Warning:	delorie.com: mail set sender to geda-user-bounces using -f
X-Recipient:	geda-user AT delorie DOT com
X-Original-DKIM-Signature:	v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=gmail.com; s=20120113;
	h=mime-version:in-reply-to:references:date:message-id:subject:from:to
	:content-type;
	bh=bhD7P7VZy4uE8rSD+V/rxlbnL2FsjimtCSkpdC6iqmA=;
	b=Op7JVU+irB5XXvWHxZh1cE9MbcYSVnUY9rM/VnUqd1xh6ZsrX8MkZWPRLVxxJwfh3E
	hAOUrpjYpI4Qtqvp0tl7Yb/hwDHvrzFEWYSMQ0dImQAnzbG2P1OMXy1it3/QWtaq02T/
	dD95J7Uo9qunQisHSwjaN+/6BHeAmfOiLHy6EgcREvczBo1QuGTZqFpfdUW+HD19iAiT
	VMya6Fpat1DqVC3SBBkgHuhSB1cTkZx2fiNzUJzbQ+pI2lBozCYwcNYTp3qSZ7o+tU2l
	jHSCSue2XY6uuGygseA0viRgQzcwGsYh7gjOp29a2d786EwRGG0NSjSuRxljSF1KpaQD
	Zrhg==
MIME-Version:	1.0
X-Received:	by 10.107.132.7 with SMTP id g7mr6184351iod.9.1436727289276; Sun,
	12 Jul 2015 11:54:49 -0700 (PDT)
In-Reply-To:	<alpine.DEB.2.11.1507122008480.4570@nimbus>
References:	<CAM2RGhTpfbqM7zNn72TBOjeL7B7LPT1PxSEU3+9aDdChFrPFTg AT mail DOT gmail DOT com>
	<alpine DOT DEB DOT 2 DOT 00 DOT 1507090507530 DOT 6924 AT igor2priv>
	<CAC4O8c_9mvUW6ub2EWCs2boucLdnzj5O_xCsaCNEaT17brLe0g AT mail DOT gmail DOT com>
	<alpine DOT DEB DOT 2 DOT 00 DOT 1507091922140 DOT 6924 AT igor2priv>
	<CAC4O8c9jPo_wbpk2xnzGr6+Gdg0OFSBPyA-FYHjn_pE1PehZog AT mail DOT gmail DOT com>
	<55A229D3 DOT 3080501 AT zoot DOT drehmel DOT com>
	<55A29426 DOT 8080908 AT xs4all DOT nl>
	<alpine DOT DEB DOT 2 DOT 11 DOT 1507122008480 DOT 4570 AT nimbus>
Date:	Sun, 12 Jul 2015 11:54:49 -0700
Message-ID:	<CAOP4iL2GjggOYaZK+zpmt2na50iH57bh=+mK5pHfj=kPjqvGcw@mail.gmail.com>
Subject:	Re: developer excitement? was Re: [geda-user] gEDA/gschem still alive?
From:	"Ouabache Designworks (z3qmtr45 AT gmail DOT com) [via geda-user AT delorie DOT com]" <geda-user AT delorie DOT com>
To:	geda-user AT delorie DOT com
Reply-To:	geda-user AT delorie DOT com
Errors-To:	nobody AT delorie DOT com
X-Mailing-List:	geda-user AT delorie DOT com
X-Unsubscribes-To:	listserv AT delorie DOT com

--001a113ecb94b772ec051ab22378
Content-Type: text/plain; charset=UTF-8

One thing that we could do to recruit more developers is to expand geda and
use it in more tools. gschem is nice general purpose drawing tool with
extensions that allow it to do schematic capture for PCB layout, Spice and
verilog simulations.

We could expand gschem to use it as the base for FPGA and ASIC tools. For
example:

Finite State Machine Designer:  Create a data structure for a STATE that is
similar to a component and a TRANSITION that is similar to a wire. You can
then entire a state machine diagram and let it create the verilog.

Timing Diagram Designer: Add some macros and short cuts to make it easier
to create timing diagrams. Read and write verilog VCD files

Design Navigator: read in a verilog hierarchy and automatically  create all
of the geda symbols and schematics.

Busses: gschem currenly only fully supports wires and vectors are only a
graphic. Add full support for vectors and also support busses. Busses are a
budirectional collection of wires and vectors with connections of MASTER or
SLAVE.



If you could extract all of the gschem schematic code and move it into a
separate module then any tool needing a graphics engine would only have to
figure out how to rewire that module for their onw usage.


John Eaton

--001a113ecb94b772ec051ab22378
Content-Type: text/html; charset=UTF-8
Content-Transfer-Encoding: quoted-printable

<div dir=3D"ltr"><div><div><div><div><div><div><div>One thing that we could=
 do to recruit more developers is to expand geda and use it in more tools. =
gschem is nice general purpose drawing tool with extensions that allow it t=
o do schematic capture for PCB layout, Spice and verilog simulations. <br><=
br></div>We could expand gschem to use it as the base for FPGA and ASIC too=
ls. For example:<br><br></div>Finite State Machine Designer:=C2=A0 Create a=
 data structure for a STATE that is similar to a component and a TRANSITION=
 that is similar to a wire. You can then entire a state machine diagram and=
 let it create the verilog.<br><br></div>Timing Diagram Designer: Add some =
macros and short cuts to make it easier to create timing diagrams. Read and=
 write verilog VCD files<br><br></div>Design Navigator: read in a verilog h=
ierarchy and automatically=C2=A0 create all of the geda symbols and schemat=
ics.<br><br></div>Busses: gschem currenly only fully supports wires and vec=
tors are only a graphic. Add full support for vectors and also support buss=
es. Busses are a budirectional collection of wires and vectors with connect=
ions of MASTER or SLAVE.<br><br><br><br></div>If you could extract all of t=
he gschem schematic code and move it into a separate module then any tool n=
eeding a graphics engine would only have to figure out how to rewire that m=
odule for their onw usage.<br><br><br></div>John Eaton<br><br><br><div><br>=
<div><br>=C2=A0<br><div><div><div><div><br><div><div><div><div><div class=
=3D"gmail_extra"><br></div></div></div></div></div></div></div></div></div>=
</div></div></div>

--001a113ecb94b772ec051ab22378--

- Raw text -