delorie.com/archives/browse.cgi   search  
Mail Archives: geda-user/2012/04/28/20:14:31

X-Authentication-Warning: delorie.com: mail set sender to geda-user-bounces using -f
X-Recipient: geda-user AT delorie DOT com
Message-ID: <4F9C87DB.8000309@schinagl.nl>
Date: Sun, 29 Apr 2012 02:14:19 +0200
From: Oliver Schinagl <oliver+list AT schinagl DOT nl>
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:11.0) Gecko/20120416 Thunderbird/11.0.1
MIME-Version: 1.0
To: geda-user AT delorie DOT com
CC: John Griessen <john AT ecosensory DOT com>
Subject: Re: [geda-user] board fab
References: <4F915B7C DOT 9000009 AT schinagl DOT nl> <4F959E1F DOT 6010803 AT schinagl DOT nl> <4F997E2E DOT 7010306 AT schinagl DOT nl> <4F99CEFD DOT 10707 AT schinagl DOT nl> <jncl8u$ph5$1 AT dough DOT gmane DOT org> <20120426170536 DOT 73e21755 AT svelte> <4F9A6010 DOT 7010305 AT schinagl DOT nl> <20120427064154 DOT 44e9eb77 AT svelte> <4F9AB232 DOT 9030508 AT ecosensory DOT com> <CAPYb0EEN92RMfYAgnhf=FXGUFpZ0FwOrSFT7BzNWoyjAJ3vFDg AT mail DOT gmail DOT com> <CAN0Jx-9QTve=tZJ5XwFGfXsWu9EfTwtdzYEXi7G3bLGLBkZ2qw AT mail DOT gmail DOT com> <4F9C351A DOT 6000607 AT ecosensory DOT com> <CAN0Jx-_SWYm9zKiWaszWPCfYHMxONmovCE+-sCoG6uz030jErA AT mail DOT gmail DOT com> <4F9C8376 DOT 2070907 AT ecosensory DOT com>
In-Reply-To: <4F9C8376.2070907@ecosensory.com>
Reply-To: geda-user AT delorie DOT com

On 04/29/12 01:55, John Griessen wrote:
> On 04/28/2012 01:41 PM, Russell Dill wrote:
>> They are nice because you don't have to file them off, but
>> panelization services can't use them since the require a set back.
>
> I wonder what the dorkbotpdx guy would do if I asked him,
> "What's the aspect ratio of the area left to fill on the current run
> of medium production? If you tell me, I can generate a RS-274X blob
> that size that hangs together as a panel, and what price would
> you sell it to me for?
>
> Maybe he'd go less than $1/inch for that.
>
> PCB is a good panelizer.
How so? (I'm just starting in using it, so not sure how this is 
accomplished?)
>
> seeed has so many restrictions on their $0.26/inch 2 layers
> that I can't see using them for product. Oh, there are some
> customers that would not care about rough edges...
What restrictions do you mean? Elaborate.
>
> The part about break-off forces means all the perimeter
> has to be designed with a keep away distance to avoid stress
> to soldered components and that's a waste also...which
> is another reason to skip using any randomly placed break-off tabs.
>
> Teeny boards are a good value and they are best fabbed/assembled in groups,
> so I'd only design my own routed edges with tabs.
Teeny boards? Link maybe :)

>
> That series of articles by Hausherr is good. I heard him talk at a
> board layout tool-sales/fab-sales meeting last year and he's
> pretty good at describing the state of things with a US perspective.
> I wonder if that is even close to the Asian perspective though.
>
> Mostly he was harping on metric metric and PCB's there as of a year ago,
> so the only thing to do to get up with the mainstream is to learn some way
> to auto-generate IPC "compatible", yet not copied directly, land
> patterns in
> thin, normal, and fat proportions, since the state of the industry is to
> "wing it" at fab time according to the fab's needs, and shrink or bloat
> things
> to match capabilities.
>
> John

Oliver

- Raw text -


  webmaster     delorie software   privacy  
  Copyright © 2019   by DJ Delorie     Updated Jul 2019