delorie.com/archives/browse.cgi | search |
X-Authentication-Warning: | delorie.com: mail set sender to geda-user-bounces using -f |
Date: | Mon, 21 Nov 2011 13:48:05 -0500 |
Message-Id: | <201111211848.pALIm5Fk027021@envy.delorie.com> |
From: | DJ Delorie <dj AT delorie DOT com> |
To: | geda-user AT delorie DOT com |
In-reply-to: | <4ECA9BF9.9000601@ecosensory.com> (message from John Griessen on |
Mon, 21 Nov 2011 12:44:09 -0600) | |
Subject: | Re: [geda-user] Modern GAL/PAL design with gEDA? |
References: | <20111117204524 DOT 10e586f5 AT rainbird> <4EC5CBEE DOT 5060904 AT optonline DOT net> <CAN0Jx-84K3n+g+ZH29wjzkuusBa=Bk_F=SaY+Z=fdm-JTf=HKQ AT mail DOT gmail DOT com> <20111120162218 DOT 555bc069 AT rainbird> <4ECA9BF9 DOT 9000601 AT ecosensory DOT com> |
Reply-To: | geda-user AT delorie DOT com |
Errors-To: | nobody AT delorie DOT com |
X-Mailing-List: | geda-user AT delorie DOT com |
X-Unsubscribes-To: | listserv AT delorie DOT com |
> Think of the convenience of verilog being about assignments that > happen in parallel, and you'll be way ahead. Verilog always confused me until I realized THEY'RE TALKING ABOUT WIRES. Electronics doesn't happen sequentially, neither does Verilog. If you *do* ask for sequential steps, the compiler has to do extra work to simulate that in hardware. Just because it looks like C doesn't mean it acts like C.
webmaster | delorie software privacy |
Copyright © 2019 by DJ Delorie | Updated Jul 2019 |