X-Authentication-Warning:	delorie.com: mail set sender to geda-user-bounces using -f
X-Recipient:	geda-user AT delorie DOT com
DKIM-Signature:	v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=gmail.com; s=gamma;
	h=mime-version:sender:in-reply-to:references:date
	:x-google-sender-auth:message-id:subject:from:to:content-type
	:content-transfer-encoding;
	bh=gUoi8eHX7BEaVKZsysjbQzQSeY9cQyrI2xv9AQrZ8LI=;
	b=PwxG0j4F4FWcpXWddp288Qko7pznDUtkzA96XW80KEr6ER4XfhX7Lpq6lofCQQp6gk
	q5pnHQB+vQ7r5jSsm1F6FImjmm4m4q9L8ph/9z732EJ8X7mzAoy1tHq/hQScS0cYjM0u
	UFwU/9EldLfElK8icchEI4IU57PDVhAq19Jl8=
MIME-Version:	1.0
Sender:	silicon DOT on DOT inspiration AT gmail DOT com
In-Reply-To:	<CAN0Jx-8WVgStP=DPZBAZoZEv4+qqCV-+KwaS5Xo3EY+3URBrLw@mail.gmail.com>
References:	<1320692655 DOT 6963 DOT 20 DOT camel AT localhost>
	<CAKakQccfDYfPqi9qY0mxjgtoFC9x3WweOJBpd3rhzGuQ1C5P1Q AT mail DOT gmail DOT com>
	<CAN0Jx-8WVgStP=DPZBAZoZEv4+qqCV-+KwaS5Xo3EY+3URBrLw AT mail DOT gmail DOT com>
Date:	Tue, 8 Nov 2011 08:23:49 +1100
X-Google-Sender-Auth:	N-EOr9r59cTTHRNOPU3mFoPC-Ko
Message-ID:	<CAKakQcccLN-YjbvSsjw5xXOKLh_GBSC52K1AHjMg48rLvzZWwQ@mail.gmail.com>
Subject:	Re: [geda-user] PCIe card?
From:	Stephen Ecob <stephen DOT ecob AT sioi DOT com DOT au>
To:	geda-user AT delorie DOT com
X-MIME-Autoconverted:	from quoted-printable to 8bit by delorie.com id pA7LNsIY008641
Reply-To:	geda-user AT delorie DOT com
Errors-To:	nobody AT delorie DOT com
X-Mailing-List:	geda-user AT delorie DOT com
X-Unsubscribes-To:	listserv AT delorie DOT com

On Tue, Nov 8, 2011 at 8:04 AM, Russell Dill <Russ DOT Dill AT asu DOT edu> wrote:
>> One idea I had for a quick start was to lay out and edit a PCB with
>> the differential pairs replaced by fat single traces of thickness (2 *
>> differential trace copper thickness + differential trace internal
>> spacing).  A fairly simple bit of code could later convert these from
>> fat single traces to differential pairs.
>
> BTW, it isn't really necessary to route differential traces this way.
> Rather than route them with a very tightly regulated spacing, you can
> route them instead with a minimum spacing as single ended traces,
> which is much easier. Just be sure they have equal lengths impedances.

That's how I presently use PCB to implement differential pairs.  It
works well enough for the ~ 1Gbps signals that I'm working with, but I
wouldn't try it for something like 5Gbps PCIE.
The main limitation is that the spacing between the traces changes
slightly for diagonal lines, changing the impedance.
For high speeds I'd also want to eliminate sharp corners and use arcs
for every change in direction.  Creating pairs of arcs that maintain
even spacing would be tedious using PCB's present UI.  Creating single
thick arcs in the GUI and later having them transformed into correctly
spaced pairs of arcs would be bearable.

S

-- 
Stephen Ecob
Silicon On Inspiration
Sydney Australia
www.sioi.com.au

- Raw text -